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Abstract
Modern JavaScript includes the SharedArrayBuffer feature,
which provides access to true shared memory concurrency.
SharedArrayBuffers are simple linear buffers of bytes, and
the JavaScript specification defines an axiomatic relaxed
memory model to describe their behaviour. While this model
is heavily based on the C/C++11 model, it diverges in some
key areas. JavaScript chooses to give awell-defined semantics
to data-races, unlike the “undefined behaviour” of C/C++11.
Moreover, the JavaScript model is mixed-size. This means
that its accesses are not to discrete locations, but to (possibly
overlapping) ranges of bytes.
We show that the model, in violation of the design in-
tention, does not support a compilation scheme to ARMv8
which is used in practice. We propose a correction, which
also incorporates a previously proposed fix for a failure of
the model to provide Sequential Consistency of Data-Race-
Free programs (SC-DRF), an important correctness condi-
tion. We use model checking, in Alloy, to generate small
counter-examples for these deficiencies, and investigate our
correction. To accomplish this, we also develop a mixed-size
extension to the existing ARMv8 axiomatic model.
Guided by our Alloy experimentation, we mechanise (in
Coq) the JavaScript model (corrected and uncorrected), our
ARMv8 model, and, for the corrected JavaScript model, a
“model-internal” SC-DRF proof and a compilation scheme
correctness proof to ARMv8. In addition, we investigate a
non-mixed-size subset of the corrected JavaScript model,
and give proofs of compilation correctness for this subset
to x86-TSO, Power, RISC-V, ARMv7, and (again) ARMv8, via
the Intermediate Memory Model (IMM).
As a result of our work, the JavaScript standards body
(ECMA TC39) will include fixes for both issues in an upcom-
ing edition of the specification.
CCS Concepts: •Computingmethodologies→Concur-
rent programming languages; •General and reference
→ Verification.
Keywords: Alloy, ARMv8, Coq, weak memory, Web worker
1 Introduction
JavaScript is widely publicised as a “single-threaded lan-
guage” [39], with asynchronously dispatched events pro-
cessed by a single event loop. JavaScript (JS) allows the use
of threads, called Web Workers, for parallel computation, but
until recently these were not allowed to share access to mu-
table state, and inter-thread communication was restricted
purely to message-passing [11]. However, a new feature of
JavaScript, SharedArrayBuffer, allows true concurrent access
to a low-level shared resource [18]. SharedArrayBuffers are
simple linear mutable byte buffers, and, unlike other Java-
Script objects, references to the same SharedArrayBuffer
may be held by multiple Web Workers simultaneously.
SharedArrayBuffers were originally specified and imple-
mented by all major browsers in 2017, but were disabled
shortly after due to concerns about Spectre and Meltdown.
Now that mitigations have been developed, the feature has
been re-introduced into the web ecosystem [15].
SharedArrayBuffers have several important uses. They are
the only mechanism in JavaScript for true shared-memory
concurrency. C++ is often compiled to asm.js [28], a fast
JavaScript subset, for use on the web, and concurrent C++
∗ At the time the work was done.
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objects must be allocated on SharedArrayBuffers in the com-
piled program. SharedArrayBuffers also provide the mecha-
nism by which JavaScript may interoperate with concurrent
WebAssembly programs [27].
The JavaScript specification must define the concurrent
behaviours that are possible when the same SharedArray-
Buffer is accessed concurrently by multiple Web Workers;
this is done through a relaxed memory model. The relaxed
memory model of JavaScript was designed to conform to an
ambitious set of requirements [20]:
Mixed-size accesses. JavaScript’s concurrency is mixed-
size, in the sense of Flur et al. [22]: accesses are not to individ-
ual, discrete locations, but instead to ranges of byte locations,
which may overlap with each other.
Mixed atomic and non-atomic accesses. JavaScript has
no concept of an “atomic location”, so atomic and non-atomic
accesses may be arbitrarily combined on the same location.
JavaScript has only one type of atomic access, SeqCst, while
C/C++11 also has so-called “low-level atomics” such as re-
lease/acquire.
No undefined behaviour. The JavaScript language does
not have a concept of undefined behaviour, so all programs
must have behaviour defined by the standard. This remains
true even in the presence of data-races, although the defined
behaviour is then extremely weak.
C++-compatible compilation. JavaScript atomic accesses
are to use the same compilation scheme as C++ SC-atomic
accesses [20, p. 17].
SC-DRF. Programs that are free of data races must have
sequentially consistent behaviour [20, p. 8].
Whatever JavaScript’s general reputation, it should be
emphasised that its current specification is particularly rig-
orous. Because of its ubiquity on the Web and the large
number of language implementers, great care is taken to
ensure that its features are precisely defined.1 In particular,
its relaxed memory model is defined using an unambiguous,
semi-formal pseudocode, which takes inspiration from pre-
vious formalisations of the memory models of C/C++11 [9]
and Java [34]. In addition, SharedArrayBuffers have been
carefully designed to participate as little as possible in Java-
Script’s complicated object inheritance model, effectively
allowing us to reason about them in isolation.
1 JavaScript’s least intuitive behaviours arise not out of failures of its current
specification process, but out of a requirement to be backwards-compatible
with earlier versions of the language. Often, this means specifying a strange
behaviour for legacy reasons.
1.1 Mixed-Size
In some respects, the JavaScript relaxed memory model is
similar to that of C/C++ [9], sharing an axiomatic nature and
several core definitions and relations. However, the mixed-
size nature of the JavaScript model is a substantial compli-
cation in its verification. Unlike what prior work typically
assumes, memory accesses can be of different sizes (byte-
widths); hence, two accesses may overlap without having the
exact same “footprint”, adding another dimension of com-
plexity to the model, and limiting our ability to make use of
prior work in which this is assumed not to occur.
To the best of our knowledge, only a single previous work,
Flur et al. [22], deals with the formal verification of compila-
tion of a mixed-size relaxed memory model. Flur et al. con-
centrate mainly on architecture-level mixed-size behaviours,
proposing operational mixed-size models for the ARMv8 and
POWER architectures. Their work describes an extension
to an existing formalisation of C/C++11, adding mixed-size
non-atomics, and gives a sketch hand-proof that the resulting
model can be correctly compiled to POWER, acknowledging
that fuller verification is an open problem. Even this mixed-
size C/C++11 model only allows mixed-size non-atomics, on
which a data race leads to undefined behaviour. The Java-
Script memory model, in contrast, must give well-defined
behaviour even in the case of data races between partially-
overlapping accesses.
Two other papers deal with mixed-size models. Watt et al.
[52] describe a memory model for WebAssembly that is
closely related to the JavaScript memory model. The au-
thors do not attempt a proof of correctness of compilation,
again declaring it as an open problem. They report on a
deficiency in the JavaScript memory model which we in-
vestigate further as part of this work. Finally, the EMME
tool [37] represents an earlier investigation of JavaScript’s
memory model using the Alloy model checker [29]. This
tool is engineered primarily as a test oracle, and the work
does not attempt compilation scheme verification. We also
make use of Alloy during this work, but primarily for com-
pilation scheme investigation, in the style of Memalloy [53].
We discuss differences in our approaches in §8.
1.2 Our Contributions
ARMv8 compilation scheme failure. We have discov-
ered that, on ARMv8, compiling JavaScript atomics by fol-
lowing the standard compilation scheme for C++ SC atomics
allows behaviours which violate the guarantees of the Java-
Script memory model. This compilation scheme is already
implemented in Google’s V8 JavaScript engine [13], and we
are able to observe the violating behaviour experimentally
through Web browsers on real hardware. After consultation
with implementers and ECMA TC39, the JavaScript stan-
dards body, we concluded that the JavaScript memory model
should be weakened in order to support this scheme (§3.1).
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Fixing the JS specification. The JavaScript model also
fails to guarantee Sequential Consistency for Data-Race-Free
programs (SC-DRF), a crucial correctness condition [2, 12, 23,
31]. This was discovered in previous work [52], which pro-
posed a strengthening of the model to restore SC-DRF, but
did not verify that the strengthened condition is supported
by existing compilation schemes. We integrate our fix for
the ARMv8 compilation issue with this previous proposal,
obtaining a combined fix to the JavaScript model (§3.2). On
the strength of our model checking and verification work (de-
tailed below), this combined fix was adopted by the standards
body for inclusion in an upcoming edition of the standard.
Alloymodel checking. Using theAlloymodel checker [29],
we can automatically find counter-examples exemplifying
the above two deficiencies, following the approach of Memal-
loy [53], but here, for the first time, applied in a mixed-
size context. We also use Alloy to inform our Coq compila-
tion scheme verification of the revised model, by essentially
model checking (up to a bound) the main construction used
by that proof (of JavaScript-allowed executions from ARMv8-
allowed executions).
Mixed-size axiomatic ARMv8 model. To enable verify-
ing the compilation scheme, we define, first in Alloy, then
in Coq, a novel mixed-size ARMv8 axiomatic model, as a
generalisation of ARM’s axiomatic reference model, and val-
idate it with respect to Flat [22, 43], a well-tested mixed-size
operational model for ARMv8 (§4).
Coq proofs. We mechanise the JavaScript and mixed-size
ARMv8 models in Coq, and give a proof of compilation
scheme correctness, and the “model-internal” SC-DRF prop-
erty (see §3.2) for the revised model. We investigate the (sub-
tle) circumstances under which the mixed-size model may
be reduced to an equivalent non-mixed-size (hereafter “uni-
size”) model. We define a uni-size subset of the JavaScript
model and prove, in Coq, compilation scheme correctness for
this subset to x86-TSO, Power, RISC-V, ARMv7, and (again)
ARMv8 via the IMM model [38, 42] (§6).
Thread suspension specification. Looking beyondmem-
ory accesses, JavaScript also defines thread suspension op-
erations: “Atomics.wait”, conditionally blocking a thread,
and “Atomics.notify”, unblocking waiting threads. The
synchronization guarantees of these operations were not in-
tegrated into the formal model, leading to ambiguities which
we correct (§7).
Our artefacts are distributed as supplemental material [51].
1.3 Non-contributions
C/C++11-style “out-of-thin-air” executions [7] are admitted
by the JavaScript model for certain programs with racing
non-atomics [52]. We acknowledge this is a deficiency of
the model, but we do not attempt to solve this long-standing
problem here; proposed solutions for C/C++11 involve either
performance sacrifices [31] or the adoption of a radically
different model [30].
2 JavaScript’s Shared Memory
As previously mentioned, JavaScript allows threads to con-
currently access SharedArrayBuffer objects, which are sim-
ply zero-initialised raw buffers of bytes.
To access a SharedArrayBuffer, the programmer must de-
clare a special wrapper around it called a typed array. Every
typed array has a width, which is the number of consecu-
tive bytes in the underlying SharedArrayBuffer that a single
load or store on the typed array will access. Fig. 1 depicts a
simple two-threaded program that initially declares a single
SharedArrayBuffer of 1024 bytes, and wraps it in a typed
array with a width of 32 bits (4 bytes). The two threads then
perform a simple message-passing procedure, which we use
to illustrate JavaScript’s two access modes. Thread 0 writes
the value 1 to location 0 (the message) using a standard non-
atomic access (note that this corresponds to bytes 0-3 of the
underlying SharedArrayBuffer). It then writes 1 to location 1
(the flag, at bytes 4-7) using a sequentially consistent atomic
access. Thread 1 reads location 1 atomically and then, only
if it observes thread 0’s write, reads location 0.
The paired atomic read/write on location 1 give strong
ordering guarantees. Two possible outcomes are allowed:
either r0 = 5 ∧ r1 = 3 or r0 = 0. In particular, the out-
come r0 = 5 ∧ r1 = 0, where the flag is observed as set
but the message is not received, is not allowed. However, if
either of the two atomic operations are replaced with non-
atomics, then the outcome r0 = 5 ∧ r1 = 0 can be exper-
imentally observed. This is an example of relaxed memory
behaviour.
As a convention, when we depict JavaScript code frag-
ments, all accesses will be assumed to be to 32-bit typed
arrays unless otherwise stated. A single SharedArrayBuffer
may be wrapped by multiple typed arrays of different widths,
leading to mixed-size behaviours, where accesses partially
overlap with each other.
JavaScript also provides a low-level mechanism for manip-
ulating SharedArrayBuffers called a DataView. DataViews
only offer non-atomic operations, which may uniquely be
unaligned. DataViews are far less commonly-used than typed
arrays; they have historically been avoided due to perfor-
mance problems [25], with Emscripten [54] (a key JavaScript-
producing toolchain) generating code that uses typed arrays
exclusively.
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x[0] = 3;
Atomics.store(x,1,5);
Thread 0
r0 = Atomics.load(x,1);
if (r0 == 5) {
r1 = x[0];
}
Thread 1
x = new Int32Array(new SharedArrayBuffer[1024]);
Figure 1. A simple JavaScript program.
WUn x[0..3]=3a:
WSC x[4..7]=5b:
Thread 0
RSC x[4..7]=5c:
RUn x[0..3]=3d:
Thread 1
WI b[0..1024]=0
hb
sw,rf,hb
rf
hb
Figure 2. A candidate execution for Fig. 1.
Most of our results cover DavaView-generated unaligned
accesses, with the exception of our Coq compilation scheme
correctness proof (§6.2), which handles only the aligned (but
still possibly mixed-size) accesses generated by typed arrays.
We now define the JavaScript relaxed memory model
as it appears in the latest (10th) edition of the specifica-
tion [19]. This model describes the range of relaxed memory
behaviours that a JavaScript program is allowed to exhibit.
In the course of this paper, we will present and discuss alter-
ations to the model that have been accepted for inclusion in
a future edition, which fix several deficiencies in the model
as presented here.
2.1 Thread-Local and Axiomatic Semantics
JavaScript, like C++, has an axiomatic relaxedmemorymodel.
Thismeans that the allowed concurrent behaviours are stated
as whole-execution axiomatic constraints. A program’s se-
mantics is defined in two layers. First, an operational thread-
local semantics of the language describes how each thread
executes. However, the values of read operations which ac-
cess shared memory locations are not concretely determined
at this stage. Instead, each operation will arbitrarily and non-
deterministically pick a value to continue execution with,
and generate an event which records the choice made, and
the location accessed. Similarly, write operations to shared
memory do not concretely mutate program state, but instead
generate an event recording what was written, and where.
Given a complete execution of all threads at this thread-
local level, the specification defines a structure called a candi-
date execution.2 Intuitively, a candidate execution represents
an execution that is consistent with the language’s sequen-
tial semantics. It contains the set of all events generated by
the thread-local semantics, together with a possible justifi-
cation for the arbitrarily chosen read values, which must be
checked further.
One part of this justification is a “reads-from” relation
which must link every read event (with an arbitrarily picked
value) to awrite event whichwrites the value that was picked.
Other relations are included in the justification which en-
force ordering constraints on the shape of the reads-from
relation (representing, for example, inter-thread synchro-
nization).
2 In C++, this is known as a pre-execution.
The language defines a second layer of axiomatic con-
straints over candidate executions, the axiomatic memory
model, which classifies candidate executions as either valid
or invalid. It is required by the specification that any con-
cretely observable execution must correspond to some valid
candidate execution. In this way, the memory model deter-
mines which read/write values chosen at the level of the
thread-local semantics are permitted to be observed.
2.2 Candidate Executions
Candidate executions are formally specified in Fig. 3. A can-
didate execution for a given thread-local execution con-
sists of the set of events evs, and the relations over this
set sequenced-before, additional-synchronizes-with,
reads-byte-from, and total-order, which form the poten-
tial justification.
Our notation mainly follows that of the formal C/C++11
memory model [9]; we treat relations between events as sets
of tuples, and make use of standard notation from relational
algebra to manipulate them. For example, the transitive clo-
sure of a binary relation rel is given as rel+, and its inverse
as rel−1. For binary relations, we use an infix notation to
indicate membership i.e. A rel B ≡ ⟨A,B⟩ ∈ rel.
The candidate execution’s components evs,
sequenced-before, and additional-synchronizes-with
are all precisely determined from the thread-local execution.
Events generated by the thread-local execution are con-
tained in evs. Each event records its mode, which may be
either Sequentially Consistent (atomic), unordered (non-
atomic), or a specially distinguished initializing write, and
the locations that it accesses: the combination of the block,
representing the address of an individual SharedArrayBuffer;
the index, representing the starting position of the access
within the SharedArrayBuffer; and the reads and writes
fields, representing the list of bytes the event read or wrote
(respectively) as determined by the thread-local semantics.
Moreover, the thread-local semantics marks certain events
as tearfree, which will be explained later. The block compo-
nent’s main function is merely to ensure that accesses to
different SharedArrayBuffers are treated as having disjoint
ranges by construction. Hence, throughout this paper we
will usually work with the assumption that all accesses in a
candidate execution are to the same block.
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mode ::= Unordered // Un | SeqCst // SC | Init // I addr ::= α . . . an infinite set of abstract names
event ::= { ord : mode
block : addr
index : nat
reads : list byte
writes : list byte
tearfree : bool }
candidate_execution ::= { evs : set event
sequenced-before // sb : set (event × event)
additional-synchronizes-with // asw : set (event × event)
reads-byte-from // rbf : set (nat × event × event)
total-order // tot : set (event × event) }
ranger (E : event) ≜ [ E.index . . .E.index + |E.reads| ) write(E : event) ≜ (E.writes , [])
rangew (E : event) ≜ [ E.index . . .E.index + |E.writes| ) overlap(E1, E2 : event) ≜ E1.block = E2.block ∧
range(E : event) ≜ ranger (E) ∪ rangew (E) range(E1) ∩ range(E2) , ∅
Derived relations (wrt. a candidate execution)
reads-from // rf ≜
{⟨A,B⟩ | ∃k . ⟨k,A,B⟩ ∈ reads-byte-from}
happens-before // hb ≜(
sequenced-before ∪ synchronizes-with ∪
{ ⟨A,B⟩ | A.ord = Init ∧ overlap(A,B) }
)+
synchronizes-with // sw ≜ ⟨A,B⟩

A reads-from B ∧ B.ord = SeqCst ∧((rangew (A) = ranger (B) ∧ A.ord = SeqCst) ∨
(∀C. C reads-from B −→ C.ord = Init)
)∪ additional-synchronizes-with
Figure 3. JavaScript Candidate Execution. We introduce short names for some relations after the “//”.
The sequenced-before component is an intra-thread re-
lation between events that records their order in the control-
flow unfolding of the execution. It ensures that events that
occur sequentially in the same thread are strongly ordered
with respect to each other.
The relation additional-synchronizes-with records
places where the thread-local semantics’ action implies
strong inter-thread ordering in the memory model. For exam-
ple, when a parent thread creates a child thread, the thread-
local semantics has an additional-synchronizes-with edge
from the parent to the child. This edge will ensure that all
previous accesses by the parent are visible to the child.
In addition, the candidate execution contains two relations
which do not merely arise from the thread-local semantics.
The reads-byte-from component represents a possible jus-
tification for the values of read events, by relating them to
write events in the execution. It is defined in a byte-wise man-
ner; each byte location of a multi-byte read event is related to
a write event on that location, and each byte may be justified
by a different write. Therefore ⟨k, Ew , Er ⟩ ∈ reads-byte-from
means the event Er reads the value of Ew at byte index k .
Finally, the total-order component records some total
order over all events. Sequentially consistent atomic opera-
tions must obey certain restrictions about where they can
appear in this total order, resulting in stronger guarantees
about their behaviour.
The relations reads-byte-from and total-order are ar-
bitrarily picked when constructing the candidate execu-
tion, subject to certain intuitive well-formedness conditions
(reads-byte-from must associate read events to write events
with the same byte values, total-order must be a strict total
order on events) which we define explicitly in a supplemen-
tary appendix [51]. At the programmer level, an execution is
only observable if, for some choice of reads-byte-from and
total-order, a candidate execution exists which is allowed by
the memory model.
Fig. 3 also defines three derived relations: intuitively, the
reads-from relation recovers a C/C++11-style event-to-event
definition from the reads-byte-from relation, by projecting
away the byte index component3; the synchronizes-with re-
lation records the extra synchronization guarantees made
by SeqCst atomics; the happens-before relation is the tran-
sitive closure of different ordering constraints.
Throughout the paper, we will give graphs representing
(fragments of) candidate executions. We give a simple ex-
ample in Fig. 2, which depicts a valid candidate execution,
including relevant derived relations, for Fig, 1, which justifies
the outcome r0 = 5 ∧ r1 = 3. Each event in the candidate
execution corresponds to a load/store operation performed
by the thread-local semantics. Some relation edges are elided
where irrelevant (for example, the precise choice of tot is
not interesting in this example) or otherwise obvious (sb is
trivial from the program layout).
2.3 Valid Candidate Executions
As discussed, an execution is allowed by the specification if it
is possible to pick reads-byte-from and total-order relations
(in C/C++11 called an execution witness [9]) such that the
resulting candidate execution is valid. Validity of a candidate
execution is defined in Fig. 4.
3 By convention, and in common with C/C++11, we make the write the left
component of the reads-from relation.
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Happens-Before Consistency (1):
happens-before ⊆ total-order
Happens-Before Consistency (2):
∀EwEr . Ew reads-from Er −→ ¬(Er happens-before Ew )
Happens-Before Consistency (3):
∀ ⟨k, Ew , Er ⟩ ∈ reads-byte-from.
∄E′w . (Ew happens-before E′w ) ∧
(E′w happens-before Er ) ∧ k ∈ rangew (E′w )
Tear-Free Reads:
∀Er . Er .tearfree −→{ Ew  Ew reads-from Er ∧ Ew .tearfree∧rangew (Ew ) = ranger (Er )
} ≤ 1
Sequentially Consistent Atomics (first attempt):
∀EwEr . Ew synchronizes-with Er −→ ∄E′w . (Ew total-order E′w ) ∧ (E′w total-order Er ) ∧ rangew (E′w ) = ranger (Er )
Figure 4. Candidate execution validity as defined by the latest JavaScript specification.
Happens-Before Consistency (1-3). An edge in happens-
before implies a strong ordering constraint in themodel. Rule
(1) states that the total order tot must contain hb. The other
rules ensure that reads do not, under any circumstances,
observe writes in a way that is inconsistent with happens-
before; (2) a read cannot be happens-before a write it reads
from; (3) a read Er cannot read “stale” bytes from a write Ew
if there is a “newer” write E ′w according to happens-before.
Tear-Free Reads. This rule provides extra guarantees on
the behaviour of events marked as tearfree. A tearing event
(one that is not tearfree) represents an access which be may
be observed as a series of smaller independent accesses. One
example would be a 64-bit access implemented on a 32-bit
machine as a pair of 32-bit accesses.
For events declared as tearfree, this rule guarantees that
tearfree reads will never read from more than one tearfree
write of the same size and alignment. That is, it will not ob-
serve an interleaving of bytes from multiple tearfree writes.
Sequentially Consistent Atomics. Finally, the SC Atom-
ics rule is intended to further restrict SeqCst atomics, so that
SeqCst reads observing SeqCst writes obey the total-order.
Note that it is still possible for more relaxed behaviour to
occur if an Unordered access is intermingled with SeqCst
ones.
As we will show in §3, this last condition must be re-
written to correct deficiencies in the model.
JavaScript’s specification describes the memory model in a
precise, semi-formal pseudocode. When rendering the model
in logic, it is convenient for us to make some changes in
presentation that do not affect themodel. These are discussed
in a supplemental appendix [51].
3 Corrected Model Deficiencies
The current JavaScript concurrency model contains two ma-
jor deficiencies that will be discussed in the following, along
with our proposed alterations to the model. These proposals
have now been accepted by the JavaScript committee for
inclusion in an upcoming edition of the standard.
Throughout this paper, we will work with a restricted frag-
ment of the JavaScript language, consisting only of programs
with a fixed number of threads, in which each thread has
only shared memory accesses and simple control-flow, and
where the program contains an already-initialised SharedAr-
rayBuffer (potentially wrapped by multiple typed arrays).
We assume that the initialisation is done before all other
accesses, since the concurrent behaviour of memory alloca-
tion relies on the (relaxed) behaviour of dynamic allocation
involving OS calls, which is beyond the scope of this work
to reason about. This fragment is sufficient to exhibit all the
deficiencies discussed in the next sections, and later, verify
their absence in the revised model incorporating our fixes.
This language fragment is the JavaScript equivalent to the
fragment of C/C++11 considered by previous work such
as [42] and [31], with the additional complication that our
accesses may be mixed-size.
After discussing the details of the deficiencies of the cur-
rent JavaScript model, we show our use of Alloy for generat-
ing counter-examples for the original model in §5, and we
detail our Coq verification of the corrected model in §6. We
also discover problems with another feature of the language,
relating to thread suspension, which we describe in §7.
3.1 ARMv8 Compilation
The ARMv8 architecture provides the Load Acquire (ldar)
and Store Release (stlr) instructions, memory access instruc-
tions with certain thread-local ordering guarantees, which
are also intended as compilation targets for C/C++ sequen-
tially consistent atomics (memory_order_seq_cst). It was
intended that the JavaScript model should support this com-
pilation scheme, which is implemented in at least one Web
browser (Chrome). We have identified, however, that the
current JavaScript memory model, as presented in Fig. 4, is
incompatible with this compilation scheme. The key issue
is the Sequentially Consistent Atomics condition, which,
in addition to restricting SC accesses, also restricts Un ac-
cesses by disallowing executions of the shape shown below.
WSC b[i ..j] WUn b[i ..j] RSC b[i ..j]tot tot
sw-1
Figure 5. Forbidden by SC Atomics (first attempt).
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Atomics.store(b,0,1);
r1 = Atomics.load(b,1);
// r1 = 1
Thread 0
Atomics.store(b,1,1);
Atomics.store(b,1,2);
b[0] = 2;
r2 = Atomics.load(b,0);
// r2 = 1
Thread 1
WSC b[0..3]=1a:
RSC b[4..7]=1b:
Thread 0
WSC b[4..7]=1c:
WSC b[4..7]=2d:
WUn b[0..3]=2e:
RSC b[0..3]=1f:
Thread 1
tot
tot
rf
totsw-1,rf-1
(a) An outcome forbidden by JavaScript. Note the shape of Fig. 5 appearing between events a, e, and f.
stlr W0,[X1]
ldar W2,[X3]
// W2 = 1
Thread 0
stlr W0,[X3]
stlr W2,[X3]
str W2,[X1]
ldar W4,[X1]
// W4 = 1
Thread 1
Wrel b[0..3]=1a:
Racq b[4..7]=1b:
Thread 0
Wrel b[4..7]=1c:
Wrel b[4..7]=2d:
W b[0..3]=2e:
Racq b[0..3]=1f:
Thread 1
rf
fr
rf co
co
(b)When the program is compiled to ARMv8, the outcome is allowed.
Figure 6. A JavaScript program which violates the memory model when compiled to ARMv8.
It is possible to craft a program that produces a particular
output only in a candidate execution that contains this shape
forbidden by JavaScript. Nevertheless, the behaviour is ob-
servable on ARMv8 when using the compilation scheme that
maps Un accesses to bare ARMv8 accesses and SC accesses
to ARMv8 release/acquire accesses. Such a program is shown
in Fig. 6. The candidate execution of Fig. 6a is (in the unfixed
JavaScript model) forbidden because it includes the shape of
Fig. 5. Note that no other candidate execution can make this
output observable, since alternative configurations of edges
are also forbidden by the memory model.
In particular, because the event (b) reads 1, there must
be a tot edge from (b) to the write (d). If the edge were the
other way around, (b) would not be allowed to read 1, and
could only read 2 from (d), since reading from (c) would be
forbidden by the Sequentially Consistent Atomics rule.
Therefore the tot edge from (a) to (e) is also fixed, because
of tot’s transitivity and the fact that hb ∈ tot.
We originally discovered a larger counter-example by
hand; this small counter-example was found automatically
as part of our Alloy model-checking efforts, as detailed in §5.
We have confirmed that the corresponding execution is ar-
chitecturally allowed in ARMv8 for the compiled program,
by running it in the two existing executable concurrency
models for ARMv8 [17, 43]. We are also able to observe this
execution experimentally, with the caveat that we must use
WebAssembly to force efficient compilation (see §3.3).
Proposed Fix. We propose a weakening of the JavaScript
model which permits this ARMv8 compilation scheme: weak-
ening the Sequentially Consistent Atomics condition of
Fig. 4 as follows:
SC Atomics (second attempt):
∀EwEr . Ew synchronizes-with Er −→
∄E′w . E′w .ord = SeqCst ∧ (Ew total-order E′w ) ∧
(E′w total-order Er ) ∧ rangew (E′w ) = ranger (Er )
This means that shapes like Fig. 5 are no longer forbid-
den. Intuitively, the original condition was putting an or-
dering constraint on Un accesses that were part of a data-
race (see §3.2), by forcing them to have a certain position in
tot, even when that position was not enforced by hb. The
ARMv8 ldar/stlr instructions were designed to support
C/C++11 atomics where such a data-race would be undefined
behaviour, and they do not provide the guarantees necessary
for (uncorrected) JavaScript’s Un ordering in the racy case.
3.2 SC-DRF
Watt et al. [52] identified that the JavaScript model does
not provide Sequential Consistency (SC) of Data-Race-Free
programs (SC-DRF), an important correctness condition of
the relaxed memory model that JavaScript intends to provide.
After a discussion of JavaScript’s choice of SC-DRF definition,
we detail JavaScript’s violation of this SC-DRF property and
integrate their proposed correction with our ARMv8 fix, for
subsequent verification.
Informally, the SC-DRF property says that a data-race-
free program will only give rise to SC results, i.e. results
corresponding to a sequential interleaving of its accesses [32].
This is an important property because it allows programmers
to reason about their software under a simpler semantics: so
long as they ensure their programs are data-race-free, they
can program according to the simpler SC model.
Discussion of SC-DRF definition. The JavaScript stan-
dard explicitly specifies the SC-DRF property it intends to
provide. Their specification of SC-DRF is analogous to the
statement of the property given in the C++11 standard, and
used by Batty et al. [8]: informally, two JavaScript accesses
are considered to data-race if they overlap, at least one of
them is a write, they are not both same-range SC atomics,
and the two accesses are not ordered by hb. The formal
definition is given in Fig. 7.
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Data-Race: (for two events A and B in a given CE)
(A.ord = Un ∨ B.ord = Un ∨ range(A) , range(B)) ∧
overlap(A,B) ∧ (write(A) ∨ write(B)) ∧
¬(A happens-before B ∨ B happens-before A)
Figure 7. Definition of a JavaScript data-race.
A program is then called data-race-free if it has no (JavaScript-
allowed) execution containing a data-race, and the JavaScript
specification says that such a data-race-free program should
only have SC behaviours.
A “model-agnostic” definition of SC-DRF has since been
proposed (but not adopted) for C/C++ [7], based on a simpler
definition of data-race-freedom that requires the absence of
data-races only in Sequentially Consistent executions, instead
of every possible execution allowed by the model. This paper
concentrates exclusively on JavaScript’s (and by extension,
C++11’s) formulation, which we refer to as “model-internal
SC-DRF” where appropriate, in order to disambiguate our
verification claims.
A-.store(b, 0, 1);
Thread 0
A-.store(b, 0, 2);
if (A-.load(b, 0) == 1) {
r = b[0]; //r=2
}
Thread 1
WSC b[0..3]=1a:
Thread 0
WSC b[0..3]=2b:
RSC b[0..3]=1c:
RUn b[0..3]=2d:
Thread 1
sw
hb
tot
hb-1,rf-1
Figure 8. SC-DRF violation by JavaScript program.
JavaScript SC-DRF failure. The JavaScript specification
claims that the model is SC-DRF. However, as described by
Watt et al. [52], it is possible to give a counter-example: a
program that is data-race-free, but nevertheless has an execu-
tion which cannot be explained as a sequential interleaving
of the program’s accesses.
That paper describes a 6 event, 2 (distinct) location counter-
example. Using the Alloy search of §5, we are able to find a
4 event, 1 location counter-example (Fig. 8). No sequential
interleaving of the program’s accesses can explain why the
non-atomic load of thread 1 can read 2.
Watt et al. [52] propose a strengthening of the model
that would restore SC-DRF, by adding two sub-conditions
to Sequentially Consistent Atomics. These disallow the
two shapes shown in Fig. 9.
WSC b[i ..j] WSC b[i ..j] Rany b[i ′..j ′]tot hb
rf-1,hb-1
Wany b[i ′..j ′] WSC b[i ..j] RSC b[i ..j]hb tot
rf-1,hb-1
Figure 9. SC-DRF violations forbidden by the revised rule.
Combining this proposal with our ARMv8 fix, we arrive
at the version of the Sequentially Consistent Atomics
condition that we proposed to the standards committee, and
which has been adopted for future inclusion (Fig. 10). This
new condition is neither stronger nor weaker than the orig-
inal formulation. The ARMv8 fix weakens the model, al-
lows some previously forbidden executions. The SC-DRF fix
strengthens the model, forbidding some previously allowed
executions. We verify in Coq that the revised model sup-
ports the desired ARMv8 compilation scheme, and provides
model-internal SC-DRF (§6).
Moreover, we identify that this condition allows another
part of the model to be simplified. The model’s definition
of synchronizes-with includes a special case for Init events,
ensuring that the below shape is forbidden by the Sequen-
tially Consistent Atomics rule.
WI b[i ′..j ′]a: WSC b[i ..j]b: RSC b[i ..j]c:tot,hb tot
sw-1,rf-1,hb-1
Note that it is always guaranteed that a hb b and a hb c by
the definition of happens-before. Also, sw ⊆ rf. Therefore,
the revised definition of Sequentially Consistent Atom-
ics already forbids a more general shape (the second shape
of Fig. 9) and we can remove this special case, simplifying
the definition of synchronizes-with, as shown below.
synchronizes-with // sw ≜{
⟨A,B⟩
 A reads-from B ∧ rangew (A) = ranger (B) ∧A.ord = B.ord = SeqCst }
∪ additional-synchronizes-with
Sequentially Consistent Atomics (final):
∀EwEr . Ew reads-from Er ∧ Ew happens-before Er −→
∄E′w . E′w .ord = SeqCst ∧ Ew total-order E′w ∧ E′w total-order Er ∧©­«
(rangew (E′w ) = ranger (Er ) ∧ Ew synchronizes-with Er )
∨ (rangew (Ew ) = rangew (E′w ) ∧ Ew .ord = SeqCst ∧ E′w happens-before Er )
∨ (rangew (E′w ) = ranger (Er ) ∧ Ew happens-before E′w ∧ Er .ord = SeqCst)
ª®¬
Figure 10. The Sequentially Consistent Atomics rule containing all proposed fixes.
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3.3 Experimental Observations
As discussed, the ARMv8 model specifies that the execution
of Fig. 6a is architecturally allowed, and so potentially ob-
servable when the code is run in the V8 JavaScript engine,
a component of the Chrome Web browser, that uses the re-
lease/acquire ARMv8 compilation scheme. We attempted
to observe this behaviour “end-to-end”, by building a web-
site running the JavaScript fragment, but were unsuccessful.
JavaScript compilation is complex, and incorporates profile-
guided optimisation. We found that we could not coax the
engine to generate the efficient ARMv8 code of Fig. 6. How-
ever, we can take advantage of the fact that WebAssembly’s
memory model (for this language fragment) is designed to
be identical to JavaScript’s [52]; the exact same accesses are
available as WebAssembly instructions. Indeed, V8 compiles
JavaScript and WebAssembly through the same backend.
The predictability of WebAssembly compilation as a proxy
for perfectly optimised JavaScript was previously taken ad-
vantage of by the RIDL MDS attacks [48]. Here, instead, we
use it to gain more predictability over the compilation of the
litmus test. By embedding the same test, in WebAssembly, on
a website, we were able to observe the problematic ARMv8
behaviour in Chrome, on the LG G Flex2 H955 phone, an
Android phone with a Qualcomm Snapdragon810 SoC (quad
core ARM Cortex-A57 + quad core ARM Cortex-A53). Due to
the general shape of the test, we conjecture that any CPU ex-
hibiting the R+polp+pola litmus test [35] should also exhibit
the counter-example behaviour.
Our experimental evidence was sufficient to motivate to
the JavaScript committee that this was a practical problem
that needed to be addressed, as they aim for the JavaScript
and WebAssembly accesses to have identical semantics.
Before detailing our Alloy-based counter-example search
and model-checking of the ARMv8 compilation scheme and
the SC-DRF property for the fixed model in §5, we now
discuss our work on defining a mixed-size ARMv8 model.
4 ARMv8 Mixed-Size Model
In order to enable the Alloy-based counter-example search
and bounded verification of §5, and the Coq compilation
scheme correctness proofs of §6, we define and validate a
mixed-size ARMv8 axiomatic model, as an extension of the
existing ARMv8 axiomatic reference model.
The two starting points for developing the mixed-size ax-
iomatic model are the existing Flat model [43], an operational
model with mixed-size support, and ARM’s reference model
[17, 43], an axiomatic specification defined in herd [6], with-
out mixed-size support. The two models are based on exten-
sive past research on architectural concurrency for ARM (and
related Power), discussion with architects, and experimental
hardware testing [1, 3–6, 14, 16, 21, 22, 24, 33, 36, 43–45]. The
mixed-size axiomatic model we arrive at is a generalisation
of the reference axiomatic model to mixed-size programs
in a way that aims to follow the Flat model’s behaviour —
Flat has been developed in collaboration with ARM and is
extensively experimentally validated.
Our goal in developing the axiomatic mixed-size ARMv8
model is primarily to investigate JavaScript’s compilation
correctness. In cases where Flat’s mixed-size semantics is still
potentially subject to change we choose weaker behaviours,
and it is possible that our model allows some mixed-size
behaviours which are not allowed by Flat. As long as our
model is no stronger than Flat, however, any compilation
scheme our ARMv8 model supports will also be supported
by the Flat model. We extensively validate this property
experimentally, on a large corpus of tests.
In Pulte et al. [43], the uni-size axiomatic and Flat opera-
tional model were hand-proved equivalent (for uni-size in-
put programs). Formally proving a correspondence between
mixed-size Flat and a mixed-size axiomatic model would be
a substantial effort in its own right: extending the axiomatic
model to mixed-size accesses breaks some assumptions made
by the existing proof. Extending the proof is beyond the
scope of this paper where our focus is JavaScript, and further
work still needs to be done in order to find axiomatic rules
that are precisely equivalent to Flat. However, we believe that
our approach of generalising an existing uni-size axiomatic
model, combined with extensive validation, represents an
important first step in solving this more general problem.
4.1 Validation
The experimental validation is based on the corpus of 11,587
existing litmus tests from prior work on ARMv8 (the ma-
jority systematically generated with diy [4], and including
hand-written tests used in Flur et al. [21, 22]). We run the
Flat model on this test suite and enumerate, for each test,
the set of all behaviours allowed by Flat. We instrumented
the Flat model to generate, for each such possible outcome,
the candidate execution corresponding to the operational
model’s trace. We log the candidate executions, and feed
them into the Alloy-based ARMv8 axiomatic model to en-
sure the soundness of the axiomatic model: that it allows each
such Flat-allowed execution.
The litmus test suite we run contains 11,587 litmus tests.
We run the tests on a Ubuntu 18.04.2 POWER9 machine
(160 CPUs at 2.9GHz, 125GB ram) with no memory limit
and 168h time limit. Of the 11,587 tests, 11,578 complete in
Flat (2635 mixed-size and 8943 non-mixed-size), so all but 9.
Of these 9, 3 are due to instructions currently unsupported
by Flat, 4 running out of memory, 1 running out of time,
and another test crashing with an unspecified error. For the
11,578 tests where Flat successfully completes, it generates a
total of 167,014 candidate executions. We run the mixed-size
Alloy-based ARMv8 axiomatic model on these and confirm
that it allows every such Flat-allowed execution.
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5 Alloy Verification
For the SC-DRF and ARMv8 compilation issues described
in §3.2 and §3.1, we define the JavaScript and mixed-size
ARMv8 models in the Alloy model checker [29], allowing us
to compare the two models and investigate whether individ-
ual litmus tests are allowed by the models. This approach
was first used byWickerson et al. [53], who took existing uni-
size models, written in herd [6], and automatically converted
them to Alloy. In contrast, we directly transcribe the Java-
Script (corrected and uncorrected) and ARMv8 models into
Alloy by hand. Alloy’s syntax supports arbitrary first-order
predicates, so the models can be faithfully reproduced.
5.1 ARMv8 Search
We are able to use these Alloy models to test that our hand-
found counter-examples are real (i.e. the execution is dis-
allowed in JavaScript but the related execution is allowed
in our ARMv8 model). In addition, following the approach
of Wickerson et al. [53], we are able to use Alloy to automat-
ically find smaller counter-examples than we were able to
find manually. Our best hand-discovered counter-example
for the ARMv8 violation required 8 events and 3 byte loca-
tions; Alloy finds a counter-example with 6 events, 2 byte
locations.
In this search, we are looking for counter-examples to
the ARMv8 compilation scheme. Such a counter-example
is an execution ExecJS of a JavaScript program ProgJS that
is invalid according to the JavaScript memory model, but
which corresponds to an execution ExecARM of a program
ProgARM obtained by compiling ProgJS to ARMv8, and where
ExecARM is allowed by the ARMv8 concurrency model.
To this end, we follow the approach of Wickerson et al.
[53], and define a translation relation on candidate execu-
tions. Intuitively this should relate a JavaScript execution
ExecJS with an ARM execution ExecARM if ExecJS and ExecARM
are executions of the programs ProgJS and ProgARM, respec-
tively, such that ProgJS compiles to ProgARM, and ExecJS and
ExecARM have the same observable behaviour. We define a
translation relation, that:
• is compatible with the compilation scheme:
events in ExecJS arising from JavaScript accesses are
related to events in ExecARM arising from the compiled
ARMv8 accesses;
• is compatible with the program structure:
it preserves sequenced-before edges (maps JavaScript
sequenced-before edges to thematching program-order
edges in ARMv8);
• preserves the observable behaviour:
preserves reads-byte-from between ExecJS and ExecARM.
We give the event-to-event mapping of this translation be-
low; we omit the (unsurprising) details of the mappings on
relations of the candidate executions here, but give the full
definition in the supplemental material [51]. The event map-
ping is one-to-one, except JavaScript RMW events which are
implemented using a pair of load/store exclusive instructions
As a minor edge-case, if the Wasm access is an unaligned
non-atomic generated by a DataView, each byte of the Wasm
access must be mapped to a separate single-byte ARM event
of the relevant type [22].
Instructions Events
JavaScript ARMv8 JavaScript ARMv8
A-.load ldar RSC Racq
A-.store stlr WSC Wrel
_ = b[k] ldr RUn R
b[k] = _ str WUn W
A-.exchange . . .ldaxr/stlxr . . . RMWSC Re-a sb We-r
Our Alloy counter-example search looks for a JavaScript
candidate execution ExecJS and an ARMv8 candidate execu-
tion ExecARM, both well-formed, such that they are related
by the translation relation, and ExecARM is valid in ARMv8,
but ExecJS invalid in JavaScript.
5.2 Finding Counter-Examples
For the uncorrected JavaScript model, we would like our
search to produce counter-examples similar to Fig 6. How-
ever, naïvely searching as described above yields spurious
counter-examples. An example is shown in Fig 11. This
pair of executions satisfies the constraints of our search as
specified so far: an invalid JavaScript execution, translation-
related to a valid ARMv8 execution. JavaScript here forbids
the execution, because the rf relation is incompatible with
tot. However, this example is spurious, as a different choice
of tot would make the execution allowed. Any program ex-
hibiting this candidate execution will not be a real counter-
example, because it will also exhibit the candidate execution
with the correct tot, which is observably equivalent.
WSC b[0..3]=na:
Thread 0
WUn b[0..3]=mb:
RSC b[0..3]=nc:
Thread 1
tot
totrf-1
Wrel b[0..3]=na:
Thread 0
W b[0..3]=mb:
Racq b[0..3]=nc:
Thread 1
co
rf-1
Figure 11. False counter-example from naïve search.
The problem illustrated by this example is due to the
mismatch in the data of ARMv8 and JavaScript candidate
executions: assuming a particular ARMv8 execution, the
translation relation together with the well-formedness condi-
tions constrains the relations of a corresponding (translation-
related) JavaScript execution, except for its (existentially
quantified) tot component. Hence the naïve counter-example
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search will simply pick a “bad” tot, that is inconsistent with
other relations of the JavaScript execution. We are only in-
terested in counter-examples where the JavaScript execution
cannot be made valid simply by permuting tot. Wickerson
et al. [53] describe counter-example executions satisfying
this requirement as having the deadness property.4
A way of guaranteeing “good” counter-examples (that are
dead) would be specifying the search as the question: “does
there exist a valid ARMv8 execution ExecARM, such that there
exists a JavaScript execution ExecJS, that is translation-related
to ExecARM and such that ExecJS is invalid in JavaScript for all
total orders tot?” Since this Alloy search is computationally
infeasible, we use the syntactic deadness criterion of Wick-
erson et al. [53]. This is a syntactic condition on candidate
executions that approximates execution deadness in a way
that is computationally feasible to check, but which may
discard some legitimate counter-examples.
For JavaScript, any condition that guarantees that can-
didate executions differing only in their total-order are re-
quired to preserveWSC totWany andWany tot RSC edges, is
sufficient to guarantee deadness (we verify this in Coq, based
on the model in §6). Note in particular that the "counter-
example" of Fig. 11 does not satisfy this condition, as the
tot edge from (a) to (b) can be inverted to create a valid
execution. Defining such a search, we successfully find the
counter-example in Fig. 6 of §3.1.
5.3 Bounded Compilation Correctness
With the model fixed as detailed in §3, we use Alloy to
confirm that no counter-examples exist up to a bound (8
distinct events, 20 locations). This also gives us the oppor-
tunity to test proof strategies in preparation for our Coq
proof of compilation scheme correctness (§6). In that proof,
we must show that for any ARMv8-allowed execution a
valid related JavaScript execution exists, which requires con-
structing a witnessing tot relation. We model checked our
idea for this construction: making tot some linear exten-
sion [46] of sb ∪ (obs ∩ (L ∪A)2), where obs ∩ (L ∪A)2 is
ARM’s observed-before relation restricted to release-acquire
atomics (a full definition can be found in the supplementary
appendix [51]) . With tot constrained in this way, model
checking evenwithout the syntactic deadness approximation
shows the absence of compilation scheme counter examples
up to the search bound.
5.4 SC-DRF Search
We are also able to automatically find counter-examples for
SC-DRF in the uncorrected model. We use the same search
bound, and again we must use our syntactic deadness con-
dition to remove spurious counter-examples. We find the
counter-example of Fig. 8, which is smaller than the hand-
found counter-example of Watt et al. [52].
4 Such executions are “dead” in the sense that they “cannot move around”.
6 Coq Verification
We mechanise the JavaScript model, as shown in Figs. 3 and
4, in Coq.
6.1 SC-DRF
We first prove that our corrected model is SC-DRF in the
sense defined in §3.2, mechanising a previous hand-proof by
Watt et al. [52]:
Theorem 6.1 (internal_sc_drf). All well-formed, valid, data-
race-free executions in the revised JavaScript model are sequen-
tially consistent.
6.2 Compilation Scheme Correctness
We now prove compilation scheme correctness, from the
revised JavaScript model to our ARM model. As mentioned
in §2, a limitation of this proof, not shared with our other re-
sults, is the assumption that all accesses have been generated
by typed arrays (i.e. are aligned). This simplifies the proof,
since unaligned ARM accesses must be split into separate
bytewise events [22].
We build our proof following the style of the IMM frame-
work [42]. As in this work, the proof proceeds by defining
a “base execution” that is shared between the two models
(i.e, intra-thread program order and reads-byte-from), and
then showing that, for any such execution, validity in the
ARM model implies validity in the JavaScript model. As an
intermediate lemma, we must prove that, given an allowed
ARMv8 execution, it is possible to construct a witnessing
total-order relation for an allowed JavaScript execution. We
achieve this proof using the construction we model-checked
as part of §5.3. The initial model-checking allowed us to
rapidly validate possible constructions; it would have been
far more time-consuming to come up with a correct con-
struction from scratch.
Theorem 6.2 (jsmm_compilation). The compilation scheme
from the revised JavaScript model to (mixed-size) ARMv8 is
correct.
6.3 A Uni-Size Model
We can define a more standard model for JavaScript assum-
ing uni-size accesses, where disjoint byte ranges are treated
as distinct abstract locations. In the interests of space, we do
not give a full definition here, but we reproduce the uni-size
validity condition in Fig. 12. It is easy to see that it is a cut-
down version of Fig. 4, where references to reads-byte-from
are replaced with references to reads-from, and references to
byte ranges are replaced with a same-location predicate. The
Tear-Free Reads condition is trivially true in the uni-size
case, and can therefore be removed. We mechanise our uni-
size model, and a reduction from the mixed-size model to
the uni-size one, proving that validity of mixed-size execu-
tions with no partial overlaps and no tearing (i.e. rf−1 being
functional) is equivalent to validity in the uni-size model.
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Happens-Before Consistency (1):
happens-before ⊆ total-order
Happens-Before Consistency (2):
∀EwEr . Ew reads-from Er −→ ¬(Er happens-before Ew )
Happens-Before Consistency (3):
∀(Ew , Er ) ∈ reads-from. ∄E′w . (Ew happens-before E′w ) ∧ (E′w happens-before Er ) ∧ same-location(E′w , Er )
Sequentially Consistent Atomics:
∀EwEr . Ew reads-from Er ∧ Ew happens-before Er −→
∄E′w . E′w .ord = SeqCst ∧ Ew total-order E′w ∧ E′w total-order Er ∧©­«
(same-location(E′w , Er ) ∧ Ew synchronizes-with Er )
∨ (same-location(Ew , E′w ) ∧ Ew .ord = SeqCst ∧ E′w happens-before Er )
∨ (same-location(E′w , Er ) ∧ Ew happens-before E′w ∧ Er .ord = SeqCst)
ª®¬
Figure 12. Validity of uni-size JavaScript executions.
We prove compilation scheme correctness of the uni-size
model to several architectures, via the Intermediate Memory
Model (IMM) [38, 42]:
Theorem6.3 (s_imm_consistent_implies_jsmm_consistent). The
compilation schemes from uni-sized JavaScript to x86-TSO,
POWER, RISC-V, ARMv7, and ARMv8 are correct.
As part of this, we prove that JavaScript Unord accesses
are no stronger than IMM Relaxed accesses, and JavaScript
SeqCst accesses are no stronger than IMM SeqCst accesses.
6.4 Uni-Size Programs
Having defined our uni-size model and verified a reduc-
tion between executions of the mixed- and uni-size mod-
els, we must ask the question: under what restrictions does
a JavaScript program produce only uni-size-reducible exe-
cutions? Recalling the conditions on our proof of validity-
preservation, if every SharedArrayBuffer is accessed through
only a single typed array, it is guaranteed that there are no
partially overlapping accesses.
However, there is still the possibility of tearing. Tearing
accesses are treated as though decomposed into individual
byte-wise accesses. This means that even assuming the exe-
cution has no partial overlaps, rf−1 could be non-functional
(relating a read with multiple writes). JavaScript’s sequential
semantics guarantees that 8, 16, and 32-bit integer typed
arrays will always produce tearfree accesses. However, even
assuming that every typed array is one of these kinds, it is
not guaranteed that rf−1 is functional.
This is because the Tear-Free Reads validity rule (Fig. 4)
only applies to events with identical ranges. However, the
Init event ranges over the entire memory, and thus even
fully-aligned, identically ranged tearfree accesses may ob-
serve interleaving bytes from the Init event. Effectively,
whether we model the Init event as tearfree or not, it will
cause tearing anyway. Consider the program of Fig. 14. The
16-bit load of Thread 0 is allowed by the model to read one
byte from the Init event and one byte from Thread 1’s write,
even though all loads and stores in the program are tearfree.
r = b[0];//r=0x0001
Thread 0
b[0] = 0x0101;
Thread 1
b = new Uint16Array(new SharedArrayBuffer[32])
RUn b[0..1]=0x0001a:
Thread 0
WUn b[0..1]=0x0101b:
Thread 1
WI b[0..31]=0
rf,hb
rf
hb
Figure 14. A tearing behaviour involving the Init event.
We believe this execution should not be allowed. If Tear-
Free Reads is strengthened as follows, then rf−1 is guaran-
teed to be functional (assuming our typed array restrictions).
Tear-Free Reads (strong):
∀Er . Er .tearfree −→{Ew  Ew reads-from Er ∧ Ew .tearfree ∧(rangew (Ew ) = ranger (Er ) ∨ Ew .ord = I)
} ≤ 1
This condition intuitively seems like it should hold, andwe
continue to investigate whether it can be officially adopted.
Note that our uni-size compilation result applies even with-
out the revised Tear-Free Reads condition: the uni-size
model is a stronger model for JavaScript programs with no
partial overlaps, and nevertheless supported by the compila-
tion schemes.
7 Atomics.wait/Atomics.notify
Beyond the fragment of the language that just involves
memory accesses, JavaScript defines the thread synchroniza-
tion operations Atomics.wait and Atomics.notify. These
operations are explained by way of an example program
(Fig. 13a). All operations are to the SharedArrayBuffer in x.
The Atomics.wait operation reads memory location 0, and
compares the result to an expected value, 0. If the expected
value does not match the read value, execution continues
as normal. If the expected value matches the read value, the
thread suspends execution, placing itself in a wait queue
associated with the read location. The Atomics.notify op-
eration of thread 1, to the same location, will wake all threads
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a: Atomics.wait(x, 0, 0);
b: r0 = Atomics.load(x, 0);
Thread 0
c: Atomics.store(x, 0, 42);
d: r1 = Atomics.notify(x, 0);
Thread 1
x = new Int32Array(new SharedArrayBuffer[4]);
(a) wait/notify.
RSC x[0..3]=0a1:
Ewake x 0a2:
RSC x[0..3]=0b:
Thread 0
WSC x[0..3]=42c:
Enotify x 0=1d:
Thread 1
WI x[0-3]=0
rf,hb
asw rf
hb
(b) The interleaving a→ c→ d→ b
RSC x[0-3]=0a1:
Thread 0
WSC x[0-3]=42c:
Enotify x 0=0d:
Thread 1
WI x[0-3]=0
rf,hb
asw
hb
(c) The interleaving c→ d→ a (gets stuck)
Figure 13. These two candidate executions for Fig. 13a are forbidden if the model adds the grey edges.
in the wait queue for that location. The return value of
Atomics.notify is the number of threads woken.
Intuitively, this program should always terminate, with
the load of line (b) guaranteed to read 42. If thread 0 executes
Atomics.wait first, it will suspend until both (c) and (d) have
executed, meaning (b) will not execute until 42 has been
written. Alternatively, if thread 1 executes Atomics.notify
first, then it will already have executed line (c) and written
42 in location 0. Therefore thread 0’s Atomics.wait should
continue execution as it does not observe its expected value.
However, this intuition relies on the operations providing
ordering guarantees, though synchronization, which are not
explicitly represented in the axiomatic memory model.
Interactions with the wait queue are specified purely using
an interleaving of the thread-local semantics. The specifica-
tion informally describes threads updating the wait queue as
entering and leaving a lock-like “critical section”. However,
it does not describe how the interleaved order of entry into
the critical section affects the candidate executions permit-
ted by the axiomatic memory model. We correct this so that
entering the critical section implies synchronization edges
in the candidate execution to all previous exits. This is in
line with the treatment of locks in C/C++11 and the moni-
tor lock of the Java memory model. It also fits the informal
understanding of JavaScript implementers, who reported
that they currently implement lock-like synchronization for
Atomics.wait/notify [50].
These additional synchronization edges are necessary to
ensure that the axiomatic model correctly forbids intuitively
disallowed executions. Fig. 13b shows an undesirable execu-
tion where (b) reads 0 even though it cannot have executed
until (d) notifies (a). Similarly, in Fig. 13c, (a) reads 0, sus-
pending, even if (d) records that there were no threads noti-
fied, meaning (c) must have already executed. Incorporating
the critical section entry ordering guarantees as additional-
synchronizes-with edges (given by the dashed grey lines)
ensures that these executions are forbidden.
8 Related Work
As mentioned in §1.1, there is little prior work dealing with
mixed-size relaxed memory models. Flur et al. [22] give
mixed-size operational models for ARMv8 and POWER;
Pulte et al. [43] adapt this model for a revision of the ARMv8
concurrency architecture. The mixed-size ARMv8 axiomatic
model presented here is directly based on this work: gen-
eralising the ARMv8 axiomatic model [17, 43] to allow for
the relaxed mixed-size behaviours described by their op-
erational model. Flur et al. also describe an extension to
C/C++11’s model, adding mixed-size non-atomics, and give
a sketch hand-proof that the resulting model can be correctly
compiled to POWER. The model of mixed-size C/C++11 is
substantially simpler than JavaScript’s, since non-atomics
are never allowed to race. Moreover, our verification of Java-
Script compilation is machine-checked.
Watt et al. [52] describe the memory model of WebAssem-
bly, and note that it is intended to be a superset (feature-wise)
of JavaScript’s. The authors do not attempt verification of
their proposed compilation scheme, leaving it an open prob-
lem. The core of the WebAssembly model is inherited from
JavaScript, and therefore benefits from our adopted fix.
The most closely related work to our Alloy development
is that of Wickerson et al. [53]. Our counter-example gener-
ation closely follows their approach for finding compilation
violations for uni-size models with Alloy.We here extend this
methodology to mixed-size models, although only for Java-
Script and ARMv8 specifically, while their work is designed
to compare arbitrary uni-size herd [6] models, allowing them
to apply their tool to several existing models.
EMME [37] is an Alloy-based tool for the (uncorrected)
JavaScript memory model, primarily intended as a test oracle.
The authors identify and correct some earlier issues in the
model, mainly related to well-formedness of certain defini-
tions. For example, they identify that an earlier version of the
model allowed RMW events to read from themselves. Their
work does not concentrate on a qualitative assessment of the
model, and thus does not identify the issues we describe (§3).
Watt, Pulte, Podkopaev, Barbier, Dolan, Flur, Pichon-Pharabod, and Guo
Hence, while we also use Alloy, our aim is different here. We
found it easier to write our own JavaScript model than to
adapt their model to fit with Memalloy’s approach.
Some core definitions of the JavaScript memory model
are shared with the C/C++11 model of Batty et al. [9], but
extended to a mixed-size context. The C/C++11 model itself
has been extensively formally investigated, including the
correctness (or otherwise) of compilation from C/C++11 [8,
9, 31, 42, 47, 49, 53]. Several of these works, through inform-
ing the C/C++11 compilation scheme, have influenced the
compilation scheme now used by JavaScript.
9 Future Work
We invest significant effort into defining and validating a
mixed-size relaxed memory model for ARMv8. We benefit
from the extensive body of existing work on the ARMv8 (and
the related Power) memory model. To investigate compila-
tion to other architectures, more work is needed to define
their mixed-size behaviours. Most glaringly, we lack a formal
model of mixed-size x86, one of the most common target plat-
forms for JavaScript. Moreover, our ARMv8 model sidesteps
some outstanding questions about the architecture’s mixed-
size behaviour, by, in doubt, choosing a reasonable weak
option. While sufficient to justify compilation correctness,
more work may be needed to improve the fidelity of the
model, so it is not weaker than necessary.
JavaScript will likely one day be extended with release/ac-
quire atomics in the style of C/C++11. We hope to engage
with the standards body and use the memory model formali-
sation to inform such extensions.
WebAssembly’s relaxedmemorymodel is a superset (feature-
wise) of JavaScript’s. Our approach is a first step towards ver-
ifying WebAssembly’s compilation scheme, although Web-
Assembly’s dynamic memory growth and relaxed bounds
checking semantics present significant complications.
Several formalisations exist for (fragments of) JavaScript’s
sequential semantics [10, 26, 41]. An executable mechanisa-
tion combining JavaScript’s sequential and concurrent se-
mantics would be valuable, possibly following the approach
of Nienhuis et al. [40] for the C/C++11 concurrency model.
10 Conclusion
JavaScript is a widely used language, and it is important that
its shared memory concurrency is correctly specified and
verified. In this paper, we investigate specification deficien-
cies: violations of ARMv8 compilation, and model-internal
SC-DRF. We verify in Coq that our proposed fixes are cor-
rect, a first for a mixed-size model. To that end, we develop a
mixed-size ARMv8 axiomatic model. Through collaboration
with the standards committee, our fixes will be included in
future versions of the specification.
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